A new sustainer with primary-side integration of DC/DC converters and energy recovery(SPIDER) circuits is proposed. The proposed circuit operates as a DC-DC converter during address period and energy recovery circuit during sustain period. Therefore, the conventional three electronic circuits composed of the power supply, X-driver, and Y-driver can be reduced to one circuit. As a result, it has desirable advantages such as a simple structure, less mass, fewer devices and cost reduction. Moreover, since the Zero Voltage Switching (ZVS) of all power switches can be guaranteed, a switching loss can be considerably decreased. To confirm the operation, validity, and features of the proposed circuit, experimental results from a prototype for 42-inch PDP are presented.
I. INTRODUCTION
As high-definition digital broadcasting era comes, the flat panel display market is fulfilled by the two main axes of the liquid crystal display (LCD) and plasma display panel (PDP) TV.The PDP has many advantages such as large screen size, self-luminous display, high contrast, and fast response compared with the LCD [1] , [2] .However, due to the rapid progress of the large size LCD and LED TV, the PDP is losing competitiveness in flat panel display market. To overcome these kinds of situations, various researches and developments to minimize the cost have been done. Fig. 1 shows the configuration of the conventional PDP driver. The conventional PDP driver is composedof a panel part and a driver part. The driver part is made up of electronic circuits such as a power supply, X driver, Y driver, logic board, and etc. To drive the PDP, the X and Y drivers require many kinds of power sources such as a sustain voltage (V S ), address voltage (V a ), and so forth. To generate these voltage sources, the LLconverter is usually used due to its desirable merits such as the high power conversion efficiency, low cost, and excellent dynamic characteristics.
Generally, the PDP needs a high-voltage and high-frequency switching power circuit called X and Y drivers to ignite the gas discharge of the PDP. The X and Y drivers have a full-bridge configurationto convert to convert a DC high voltage to an AC high-voltage high-frequency square-wave pulses. Since the X and Y electrodes of the PDP are covered by the dielectric layer, the PDP is regarded as a capacitive load C P . Therefore, when we apply AC high-voltage high-frequency square-wave pulses with the amplitude of V S between X and Y electrodes, the undesirable energy loss of 2C P V S 2 is generated during charging and discharging intervals without an energy recovery circuit. Moreover, the excessive surge charging and discharging currents will give rise to EMI noises and increase the surge current ratings of switches. To relieve these problems, several previous X and Y drivers called energy recovery circuits (ERCs) have been proposed [3] - [8] . Among hitherto developed ERCs, the Weber and Wood energy recovery circuit shown in Fig. 2 is most frequently used thanks to the high efficiency and good circuit flexibility [5] , [9] , [10] . Although it can recover most of the lost energy, it still has several drawbacks. Its two identical large auxiliary ERCs on both sides of the PDP are composed of four active power switches, eight power diodes, two inductors and two external capacitors. Also the conventional PDP system consists of cascaded two power stages that are the DC/DC power stage and the driving stage. Therefore, theconventional PDP system has several disadvantages such as its bulky size, poor efficiency, and high production cost. The sustain drivers proposed in [4] , [5] and [6] reduce two switches and several diodes. Although they can achieve cost-effective sustain driver, they still have bulky inductors and several external capacitors. Therefore, the peak values and r.m.s. values of the inductor currents are high [6] . A sustain driver using the voltage stress reduction technique is proposed in [7] . Its circuit reduces two clamp diodes and voltage stress of the main switches by half, i.e., V S , compared with a conventional single sustain driver. However, the voltage stress of the auxiliary switches is same as the conventional sustain driver. The sustain driving method proposed in [8] reduces the peak values and rms values of the inductor currents, which then leads to the conduction loss of the inductors to be reduced. However, its circuit has two external inductors and four external capacitors, thus the proposed circuit in [8] is still bulky.
To overcome these drawbacks, a sustainer with primary-side integration of DC-DC converters and energy recovery (SPIDER) circuits for AC PDP is proposed as shown in Fig. 3 . The proposed circuit integrates the DC/DC power stage and driving stage into one circuit. Not only the proposed circuit can supply the energy to the PDP driver, but also it recovers the energy stored in the PDP, which means it has very desirable advantages such as a simpler structure, less mass, fewer power devices, and lower cost. Moreover, the ZVS of primary side switches (R, F) and secondary side switches can always be guaranteed by the magnetizing and energy recovery currents, respectively.
II. PROPOSED CIRCUIT
Generally, PDPs are driven by the address display-period separation (ADS) method. Fig. 4 shows the conventional key driving waveforms of the PDP with the ADS driving method [4] , [11] , [12] .A 1TV-field is the time it takes to display one image, typically 16.7 msec, i.e., 60 Hz in NTSC (National Television System Committee) mode. It is divided into 8~11 sub-fields. A sub-field is a group of the light information and partitioned into three periods as reset, address and sustain periods. During the reset period, all of the PDP cells are erased and prepared to carry out the address-operation by forming adequate wall charges. Then, during the address period, selectivewritedischarges to form an image are ignited by applying data and scan pulses to the addressing and scanning electrodes, respectively.Since address-discharge itself emits aninsufficient visible light, AC high-voltage square-wave pulses generated by the X and Y driver are continuously applied between sustaining and scanning electrodes for the strong light emission of selective cells.
As shown in Fig. 5 , the conventional PDP system is provided with the driving energy during whole periods and the energy stored in the PDP is recovered by ERCs during sustain period. On the other hand, the proposed system is provided with the driving energy only during address period and the energy stored in the PDP is recovered by ERCs during sustain period like the conventional system. Namely, while the conventional system requires the power supply circuit and ERC separately, the proposed system can supply the driving power and recover the energy stored in the PDP by using one combined power conversion circuit at the same time. To achieve these operation, the pulse frequency modulation (PFM) method during an address period and the pulse width modulation (PWM) method duringan sustain period are used to control the proposed circuit.
A. Reset Period
In reset period, rising and falling ramp waveforms are applied to Y electrodes to initialize the PDP as shown in Fig. 4 . Fig. 6 (a) shows the conductive path for the rising ramp waveform. Y pn and SC_H are turned on and Y S is operated in the linear region by the low gate-to-source voltage. Therefore, Y S is operated as the current source and the current through Y S is linearly increased as follows, 2 , ( )
where,K n is the conduction parameter of the N-channel device and is given by
, V GS is the voltage between gate and source of the switch and V TN is the threshold voltage of the N-channel MOSFET. Therefore, the voltage V Cp across the panel capacitor C P is linearly increased by I D,Ys and the rising ramp waveform is applied to Y electrodes. At this point, when two path switches X r and X f are turned off, the undesirable resonance between the transformer and C P does not occur and the ramp waveform is linearly increased. Moreover, due to the fact thatX G is turned on, 0V is applied to X electrodes. Fig. 6(b) shows the conductive path for the falling ramp waveform. When SC_L is turned on and Y fr is operated in the linear region, the falling ramp waveform is applied to Y electrodes. Also, if X e is turned on, V e is applied to X electrodes. 
B. Address Period
In address period, as shown in Fig. 4 , the selective cells are ignited to form a desired image by applying data and scan pulses to the X and Y electrodes, respectively. Fig. 7 shows the conductive path during address period. The LLC half bridge resonant converter of the proposed circuit supplies the power through the resonance among the leakage and magnetizing inductors of the transformer and series resonant capacitor C r [13] . In this period, since Y pn is turned off, the resonant tank is not affected by the panel capacitor C P . When X r , X f and X e are turned on, the secondary side of the LLC half bridge resonant converter is operated as a voltage doubler rectifier composed of Y S , Y G and V e . Therefore, V e becomes almost equal to 0.5V S and additional devices such as rectifier diodes are not required.
In the meantime, the output voltage V S of the proposed circuit can be tightly regulated by a PFM method which varies the switching frequency of Rand F according to load condition. Especially, although the number of sustain pulses are small during the full black image, V S can be tightly controlled because this period accounts for more than 30 percent of one sub-field. Fig. 8 shows the equivalent circuit of the proposed circuit during sustain period. In this period, the proposed circuit operates as the power supply and ERC. Also it recovers the energy stored in PDP by the resonance between leakage inductor L k of the transformer and the panel capacitor C P . Namely, as shown in Fig. 9(g) , the proposed circuit builds up i Lk by turning on Y G and X G before t 0 . Then, if Y G and X G are turned off after t 0 , the energy stored in C P is recovered and atthe same time, the voltage across C P is increased from -V S to V S in the manner of the resonance between C P and L k with the initial current i Lk (t 0 ), where the initial current i Lk (t 0 ) can be adjusted by DT S . At the same time, the output voltage V S can be regulated by the difference between Area I and II, which is varied by the initial current i Lk (t0).
C. Sustain Period

D. Mode Analysis during Sustain Period
For the convenience of the mode analysis at steady state, several assumptions are made as follows:
l All parasitic components except those specified in Fig. 9 are neglected. l The input voltage V PFC and sustain voltage V S are constant. l The voltage across the series resonant capacitor V Cr is constant as V PFC /2. Fig. 9 shows the equivalent circuit diagrams and key waveforms of the proposed circuit at each operation mode during sustain period. One switching cycle can be divided into two half cycles, t 0~t6 and t 6~t12 . Furthermore, since the operations of two half cycles are symmetric, only the first half cycle is explained. Before t 0 , the voltage V Cp across C P is maintained at -V S with Y G and X S conducting. Therefore, the current i Lk is linearly increased. (g) Key waveforms of the proposed circuit during sustain period. Fig. 9 . The equivalent circuit diagrams and key waveforms during sustain period. 0 -t 1 ) : When Y G and X S are turned off at t 0 , mode 1 begins and the voltage V PFC -V Cr is applied to the primary side of the transformer (i.e.,V pri ) with R conducting as shown in Fig.  9(a) 
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where, 2 2 / ,
Mode 2 (t 1 -t 2 ): When R is turned off at t 1 , mode 2 begins. As shown in Fig. 9(b) , the voltage across F is decreased toward 0V by the resonance between L k ,C eq and equivalent switch output capacitor 2C ds . When the voltage across F becomes 0V, F can be turned on with ZVS as shown in Fig. 9(b) . At the same time, V Cp is continuously increasing by the resonance between C eq and L k like previous mode 1.
Mode 3 (t 2 -t 3 ): When F is turned on at t 2 , mode 3 begins. Since F is turned on, the voltage V pri is maintained at -V Cr as shown in Fig. 9(c) . The voltage V Cp is increased by resonance of C eq and L k . This mode ends at t 3 when V Cp becomes equal to V S . V Cp (t) and i Lk (t) can be expressed as follows:
where,
Mode 4 (t 3 -t 4 ): When V Cp is clamped at V S , the body-diodes of Y S and X G are conducted as shown in Fig. 9(d) . Since the voltages across Y S and X G are 0V, Y S and X G can be turned on with ZVS and the voltage across the PDP is sustained at V S . Therefore, the gas discharge of the PDP is ignited at this point. BecauseV pri is maintained at -V Cr , the current i Lk of leakage inductor begins to linearly decrease with the slope of -(V Cr +nV S )/L k .
Mode 5(t 4 -t 5 ): At this mode, the input power is transferred to the output side as a powering phase. Since Y S and X G are conducting as shown in Fig. 9(e) , the voltage across C P is maintained at V S . Like mode 4, i Lk is linearly decreased with the slope of -(V Cr +nV S )/L k .
Mode 6 (t 5 -t 6 ): When the direction of i Lk is reversed, mode 6 begins as shown in Fig. 9(f) . At this mode, the current through L k is built-up to recover the energy stored in the PDP at next half cycle. This mode ends at t 6 when Y off.
The circuit operation of t 6 -t 12 is similar to that of Subsequently, the operation from t 0 to t 12 is repeated.
III. EXPERIMENTAL RESULTS
To confirm the operation validity and features of the proposed circuit, a prototype for 42-inch PDP is implemented with following specifications. 
As shown in Fig. 10(a) , the PFM during address period and PWM during sustain period are IC TL494, where switching frequency of by sourcing and sinking current of R operates as push-pull mode by applying V pin (pin 13) during address period. On the other hand, it operates as single-ended mode by applying 0V to CTRLterminal during sustain period. From the above-mentioned configurations, gate signal can be generated. Fig. 11 field is composed of 11 sub-fields and each sub Fig. 10(b) , each Fig. 11(a) shows that the 1-TV fields and each sub-field consists of the reset, address, and sustain periods. Fig. 11(b) and (c) show the key waveformsduring reset and address period, respectively. As shown in this figure, the proposed circuit transfers the input power to each output side by resonance between L k and C r and each output voltage can be well regulated. Fig. 11(d) shows the key waveforms during sustain period. As shown in this figure, the proposed circuit can successfully recover the energy stored in the PDP without hard switching operation. Table I, II and Fig 12 show the comparison of the conventional system and the proposed system. Also Fig. 12 shows advantages such as a simple structure, less mass, fewer devices. Table I shows the comparative results of the measured input power consumption. As shown in this table, the proposed PDP system has smaller power consumption than the conventional system by about 4W under the same conditions. As mentioned above, the conventional PDP system consists of two-stages as DC/DC and driving stages. On the other hand, since the proposed circuit is composed of only one power conversion stage. Therefore, the proposed PDP system features better efficiency than the conventional system. Table II shows a comparison between conventional and the proposed circuit in terms of the number of devices. As shown in this table, since the proposed circuit can remove the largenumber of expensive devices such as power switches, diodes, inductors and energy recovery capacitors, it features a simpler structure, less mass and lower cost of production. 
IV. CONCLUSIONS
A new sustainer with primary sided integration of DC-DC converters and energy recovery (SPIDER) circuits for AC PDP has been presented to overcome the drawbacks of conventional circuits. Since the removal of rectifier diodes and auxiliary X and Y ERCs of the conventional PDP system is possible, it features a much simpler structure and lower cost. Moreover, the ZVS of primary side switches (R, F) cannot only be guaranteed by a large leakage inductor, but those of secondary side switches can also be ensured by energy recovery operation. Nevertheless, the proposed circuit can satisfactorily recover the energy stored in the PDP and regulate each output voltage at the same time. To control the proposed circuit, the PFM and PWM are implemented with only one control IC during address and sustain periods, respectively. To confirm the validity and superiority of the proposed circuit, a prototype for 42-inch PDP is implemented. As a result, the proposed system has smaller power consumption than the conventional system by about 4W with the less number of devices. Therefore, the proposed circuit is expected to enhance competitiveness in flat panel display market. 
